
PIC16C745/765
DS41124C-page 108
Preliminary
2000 Microchip Technology Inc.
FIGURE 13-5: WAKE-UP FROM SLEEP THROUGH INTERRUPT
FIGURE 13-6: INTERRUPT LOGIC
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
PC+2
Interrupt Latency(2)
Inst(PC + 2)
Inst(PC + 1)
Inst(0004h)
Inst(0005h)
Inst(0004h)
Dummy cycle
PC + 2
0004h
0005h
Dummy cycle
TOST(2)
PC+2
OSC1
CLKOUT(4)
INT pin
INTF flag
(INTCON<1>)
GIE bit
(INTCON<7>)
INSTRUCTION FLOW
PC
Instruction
fetched
Instruction
executed
Processor in
SLEEP
Note 1:
HS oscillator mode assumed.
2:
TOST = 1024TOSC (drawing not to scale). This delay is not present in EC osc mode.
3:
GIE = ’1’ assumed. After wake-up, the processor jumps to the interrupt routine. If GIE = ’0’, execution will continue in-line.
4:
CLKOUT is not available in these osc modes, but shown here for timing reference.
PSPIF
(1)
PSPIE(1)
ADIF
ADIE
RCIF
RCIE
TXIF
TXIE
USBIF
USBIE
CCP1IF
CCP1IE
TMR2IF
TMR2IE
TMR1IF
TMR1IE
T0IF
T0IE
INTF
INTE
RBIF
RBIE
GIE
PEIE
Wake-up (If in SLEEP mode)
Interrupt to CPU
CCP2IE
CCP2IF
The following table shows the interrupts for each device.
Note 1:
PIC16C765 only.
Device
T0IF
INTF
RBIF
PSPIF
ADIF
RCIF
TXIF
USBIF
CCP1IF
TMR2IF
TMR1IF
CCP2IF
PIC16C745
Yes
—
Yes
PIC16C765
Yes
745cov.book Page 108 Wednesday, August 2, 2000 8:24 AM